

## **ABSTRACT**

Numerous embodiments of a method for highly selective faceting of the S/D regions in a CMOS device are described. In one embodiment, source/drain regions are formed on a substrate. The source/drain regions are wet etched to form faceted regions. A silicon germanium layer is formed on the faceted regions of the source/drain regions to yield a strained device.